

New Design Method of Non-Uniform Distributed Power Amplifiers. Application to a single stage 1W PHEMT MMIC.

C. Duperrier*, M. Campovecchio*, L. Roussel**, M. Lajugie**, R. Quere*

*IRCOM, UMR CNRS n°6615, 123 avenue Albert Thomas, 87060 Limoges, France.

**THALES MICROWAVE, 29 av. Carnot, 91349 Massy, France.

Abstract — A new design methodology of non-uniform distributed power amplifiers is reported in this paper. This method is based on analytical expressions of the optimum input and output artificial lines making up the non-uniform distributed power amplifier. These relationships are based on the optimum load line requirement for power operation. To validate the proposed design methodology, a non-uniform distributed power amplifier has been manufactured at the TriQuint Semiconductor foundry using a 0.25 μ m power PHEMT process. This single stage MMIC amplifier is made of six non-uniform cells and demonstrates 1W output power with 7dB associated gain and 20% PAE over multi-octave bandwidth.

I. INTRODUCTION

MMIC power amplifiers are highly necessary for broadband microwave communication systems and radars. Criteria like maximum power and maximum efficiency, but also high reliability and high integration, are the most important issues.

Distributed amplification has already demonstrated high performances for ultra broadband operation but its power behavior must be carefully optimized using suited design methodologies. The basic principle of distributed amplification overcomes the limitations related to finite gain-bandwidth product by paralleling devices so that their gate and drain capacitances are absorbed into artificial transmission lines. Unfortunately, several power-limiting mechanisms can be identified within distributed amplifiers. Indeed, each transistor demonstrates a strongly frequency-dependent power behavior so that the overall output power is only a small fraction of the combined power capabilities of all active devices [1].

A design methodology of non-uniform distributed power amplifiers is proposed in this paper. This work is a generalization of our previously published design method of uniform distributed amplifiers [2]. The design parameters of artificial gate and drain lines are expressed as a function of the optimum power load of each FET size providing both the initial values and right directions in which the optimum trade-off can be reached between wide band and high power operation.

II. DESIGN METHODOLOGY OF NON-UNIFORM DISTRIBUTED POWER AMPLIFIERS

A. Optimum Power Load

The first important step in all power amplifier designs is the determination of the optimum power load of the device that maximizes its output power. The optimum load can either be determined by nonlinear simulations or by load-pull measurement [3]. As generally confirmed by experimental results on FETs, the conjugate of the optimum power load is almost equivalent to a constant conductance G_{OPT} in parallel with a constant capacitance C_{OPT} over very wide bandwidths. Therefore, this optimum load can be used to design distributed power amplifiers with equal control voltages and optimum power loads seen by each active device. In the case of transistors $T(i)$ with different gate widths, the optimum load will be called ($G_{OPT(i)}/C_{OPT(i)}$) in the following design relationships.

B. Drain Line

Figure 1 shows the architecture of a non-uniform distributed amplifier where the n transistors of different sizes are called $T(i)$. The optimum characteristic conductances of input and output transmission lines are respectively called $G_{CG(i)}$ and $G_{CD(i)}$ while the input and output dumping loads are respectively called G_{GL} and G_{DL} . It should be noted that the optimum output capacitances $C_{OPT(i)}$ are absorbed into the artificial drain line to synthesize the required optimum characteristic conductances $G_{CD(i)}$.




Fig.1: Non-uniform distributed power amplifier (n cells).

For very wide bandwidths, the drain load G_{DL} cannot be omitted. Consequently, the first device $T_{(1)}$ provides a reduced power $P_{OUT(1)}$ in comparison with its maximum output power capability $P_{max(1)}$. Nevertheless, in the same manner as previously described for the uniform distributed architecture [1-2], the characteristic conductances $G_{CD(i)}$ can be successively determined so that the other transistors $T_{(i \geq 2)}$ supply their maximum output power $P_{max(i)}$. Finally, the generalized optimum power matching structure is determined to add the individual power contributions in the direction of the output port.

In this case, the preceding optimum relationships of drain line characteristic admittances can be simplified using the following assumptions:

$$G_{OPT(1)} = G_{OPT(600\mu m)} \approx 2 \cdot G_{OPT(300\mu m)} \quad (8)$$

$$G_{OPT(i \geq 2)} = G_{OPT(300\mu m)} \quad (9)$$

A. Nonlinear Modeling and Design Process

In a first step, the 300 μ m and 600 μ m devices have been modeled using pulsed I-V and pulsed S-parameter measurements. Then, the optimum power loads provided by the foundry were compared to nonlinear simulation results. Finally, the optimum power load of the 300 μ m and 600 μ m devices have been found sensibly constant and respectively equal to (10ms, -0.18pF) and (18ms, -0.31pF) in the frequency band.

Uniform and non-uniform distributed amplifiers were initially designed with the aim to supply 1W output power and 20% PAE over multioctave bandwidth. In this case, it has been found that a non-uniform distributed architecture (1st device of double gate width) offers the best trade-off between the output power, the gain and the return losses. Therefore, given the preceding optimum power loads, the tapered drain line has been optimized so that the first 600 μ m device supplies a reduced output power but enables the five following 300 μ m devices to be ideally power matched. Figure 3 shows the obtained simulated load lines of each device at f_{min} and f_{max} . In accordance with theory, it can be observed that the first device is affected by the dumping drain load and is not well matched but enables the other devices to be quite ideally power matched.

The optimum tapered gate line has been obtained through a gate coupling capacitor profile along the input line (Fig.2). Discrete series capacitors couple each active device to the input line and act as voltage dividers so that to ensure equal drive levels on the transistor gates [4]. Implanted GaAs resistors shunt the series MIM capacitors to supply gate bias.

B. Circuit Realization and Measured Performances

The non-uniform distributed power amplifier has been manufactured at the TriQuint MMIC foundry using a 100 μ m-thick GaAs substrate and 0.25 μ m power pHEMTs. The main electrical parameters of this wideband process are typically 295mA/mm saturated current, -1V pinchoff voltage and more than 16V breakdown voltage for an associated power density of 800mW/mm.

The final circuit layout is shown on Figure 4. It should be noted that the smallest values of gate coupling capacitances have been synthesized by two series capacitors in order to meet the minimum size condition on MIM capacitors.




Fig.3: Simulated device load lines at f_{min} and f_{max}
[T(1)=600 μ m and T(2 \rightarrow 6)=300 μ m]




Fig.4: Non-uniform MMIC distributed power amplifier.

After wafer manufacturing, the non-uniform distributed amplifier was tested for DC operation and RF performances in class A operation ($V_{ds}=8V$, $I_{ds}=270mA$). The figure 5 shows a comparison between small-signal on-wafer measurements and simulations in the frequency band. A good agreement is obtained for input and output return losses that are lower than -10dB in all the bandwidth. The measured linear gain is 1dB less than the simulated one and lies around 8.5dB before decreasing to 7dB at the highest frequency.




Fig. 5: Simulations and typical on-wafer measurements of small-signal gain and return losses.




Fig. 6: Simulated and measured PAE and output power @ $P_{in}=23\text{dBm}$, $V_{ds}=8\text{V}$ and $I_{ds}=270\text{mA}$.

At an input power of 23dBm, on-wafer CW power measurements exhibited 29dBm output power. Test fixture measurements have also been performed. The MMIC circuit was soldered on a Mo carrier and interfaced to the RF connectors with 13mm long 50 Ω microstrip alumina lines. The measured circuit exhibited 30dBm CW output power and more than 20% power added efficiency. Figure 6 shows the good agreement obtained between predicted and measured output power and PAE.

All these results have been obtained after one foundry pass and without circuit tuning.

IV. CONCLUSION

A new design methodology of non-uniform distributed power amplifiers is reported in this paper. This method is a generalization of our previously published work on uniform distributed amplifier [2]. It is based on analytical expressions of the optimum input and output artificial lines making up the non-uniform distributed amplifier. These relationships are based on the optimum power load of each device size in the frequency band. To validate the proposed design methodology, a non-uniform single stage distributed power amplifier has been designed and manufactured at the TriQuint Semiconductor foundry using a 0.25 μm pHEMT process. After one foundry pass, this MMIC amplifier has demonstrated 1W output power with 7dB associated gain and a minimum of 20% PAE over multi-octave frequency band.

ACKNOWLEDGEMENTS

Thanks to French DGA/DSP/STTC for supporting this work.

REFERENCES

- [1] M. Campovecchio, B. Le Bras, M. Lajugie and J. Obregon, "Optimum design of distributed power FET amplifiers. Application to 2-18 GHz MMIC module exhibiting improved power performances" *IEEE MTT-S Digest*, pp. 125-128, San Diego, 1994.
- [2] M Campovecchio, B. Le Bras, R. Hilal, M. Lajugie and J. Obregon "Large signal design method of distributed power amplifiers applied to a 2 to 18 GHz GaAs chip exhibiting high power density performances" *International Journal of Microwave and Millimeter-Wave Computer-Aided Engineering*, vol. 6 n°4, pp. 259-269, 1996.
- [3] F. Blache, J.M. Nebus, P. Bouysse, J.P. Villotte "A novel computerized multiharmonic active load-pull system for the optimization of high efficiency operating classes in power transistors" *IEEE MTT-S Digest*, pp 1037-1040, 1995.
- [4] Y. Ayasli, S.W. Miller, R. Mozzi, L.K. Hanes "Capacitively coupled travelling wave power amplifier" *IEEE Trans. on MTT*, Vol. 32, pp 1692-1700, Nov. 1990.